Wireless Communication Chip Design engineer
MediaTek
Chengdu
3天前

Job Description

1.The verification and simulation on Wireless Connectivity chip development, Validation and debugging of function block and system level RTL design with system verilog and verilog

2.Function block and system architecture’s RTL simulation

3.FPGA validation and ASIC implementation of Function block and system architecture

4.Cowork with design engineer to develop automatic and randomized testbench with advanced coverage

5.Achieve system level verification through teamwork with design engineer, systems architecture engineer and communication protocol engineer

6.Take over function block RTL design, and responsible for the design maintainance and modification of later projects

Requirement 1. Familar with Verilog & ASIC Design flow

2. Familar with FPGA & ASIC verfication flow

3. Familar with wireless communication system

4. Familar with WiFi, Bluetooth , GPS system

5. Familar with Perl , Matlab, TCL, C, C++ , System Verilog, System is an plus

報告此工作
checkmark

Thank you for reporting this job!

Your feedback will help us improve the quality of our services.

申请
邮箱地址
通过点击 "继续", 我 同意neuvoo处理我的信息数据, 并给我发送电子邮件提醒 详见neuvoo 隐私政策 。我可以在任何时候取消订阅。
继续
申请表