physical design engineer
Cadence Design Systems, Inc.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Physical implementation and verification engineer

Job Description :

  • A role of block / chip level physical design engineer;
  • Job content includes :
  • Physical Design, including : floorplan, placement, CTS, routing, etc. ;
  • Physical Verification;
  • Static Timing Analysis;
  • EM / IR Analysis.
  • Job Qualification :

  • Rich knowledge of the design rule for the process of N28 / N16 and below;
  • Ability of fixing the physical design violations, including : DRC, DFM, LVS, ANT, ERC etc.;
  • Experience in chip level physical verification is preferred;
  • Basic knowledge / experience of the physical implementation and static timing analysis;
  • Bachelor or above degree in majors of EE / CS / IT, with more than 3 years’ work experience;
  • Good ability of effective learning and independent thinking;
  • Good ability of communication and teamwork;
  • Carefulness, responsibility and persistence.
  • We’re doing work that matters. Help us solve what others can’t.


    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    通过点击 "继续", 我 同意neuvoo处理我的信息数据, 并给我发送电子邮件提醒 详见neuvoo 隐私政策 。我可以在任何时候取消订阅。